Design and Implementation of a CNN Core with Integrated Built-In Self-Test (BIST) Architecture on FPGA using Verilog HDL

Retracted

Download Complete Paper

Retraction Notice
Title: Design and Implementation of a CNN Core with Integrated Built-In Self-Test (BIST) Architecture on FPGA using Verilog HDL
International Journal of Electrical and Electronics Research, ISSN 2348-6988 (online)
Vol. 14, Issue 1, January 2026 - March 2026, Page No: 26-38
Published Date: 20-March-2026
Retraction Date: 29 May 2026

Reason for Retraction: On the author's request

Vol. 14, Issue 1, January 2026 - March 2026

Citation
Share : Facebook Twitter Linked In

Citation
Design and Implementation of a CNN Core with Integrated Built-In Self-Test (BIST) Architecture on FPGA using Verilog HDL by Retracted